Please use this identifier to cite or link to this item: https://idr.l1.nitk.ac.in/jspui/handle/123456789/12078
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSoorya, Krishna, K.
dc.contributor.authorPramod, M.
dc.contributor.authorBha, M.S.
dc.date.accessioned2020-03-31T08:38:38Z-
dc.date.available2020-03-31T08:38:38Z-
dc.date.issued2009
dc.identifier.citationInternational Journal of Signal and Imaging Systems Engineering, 2009, Vol.2, 4, pp.216-223en_US
dc.identifier.urihttp://idr.nitk.ac.in/jspui/handle/123456789/12078-
dc.description.abstractIn this paper, we propose models for single, coupled, L and T type on-chip global interconnect lines. Generalised models for different interconnect geometries are formed by distributed RLGC parameters using state space approach. Interconnect delay for a single interconnect line is estimated using our model and compared with other models. It is found that the error in the estimation of the delay is less in our model. Also interconnect performance metrics for the proposed models are obtained for 65 nm, 90 nm, 130nm and 180nm technology nodes based on Predictive Technology Model (PTM) values. In case of coupled, L and T section interconnects, the effect of mutual inductance and coupling capacitance is considered in addition to the distributed RLGC parameters. The proposed models are generic in nature and can be used to characterise any interconnect structure. Further, the state matrices for any length of interconnect can be obtained by considering suitable number of rlgc segments. Copyright 2009 Inderscience Enterprises Ltd.en_US
dc.titleModelling of single, coupled, L and T type interconnects using state space approachen_US
dc.typeArticleen_US
Appears in Collections:1. Journal Articles

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.