Please use this identifier to cite or link to this item: https://idr.l1.nitk.ac.in/jspui/handle/123456789/15083
Full metadata record
DC FieldValueLanguage
dc.contributor.authorBhowmik B.
dc.contributor.authorBiswas S.
dc.contributor.authorDeka J.K.
dc.date.accessioned2021-05-05T10:16:23Z-
dc.date.available2021-05-05T10:16:23Z-
dc.date.issued2020
dc.identifier.citationIEEE Transactions on Systems, Man, and Cybernetics: Systems , Vol. 2020-October , , p. 2339 - 2344en_US
dc.identifier.urihttps://doi.org/10.1109/SMC42975.2020.9283106
dc.identifier.urihttp://idr.nitk.ac.in/jspui/handle/123456789/15083-
dc.description.abstractWith the continuous growth in wire density, the reliability has become a dominant burden while channels of a modern NoC are exposed to various faults. A key requirement for the NoC is therefore to propose a mechanism that can account for a channel fault since it significantly impacts NoC performance. This paper presents a distributed test strategy that detects and diagnoses logic-level faults coexist in NoC channels and deeply analyze the severe impact of these faults on network performance. Fault coexistence in channels makes a fraction undetectable and is addressed here. Simulation results demonstrate the effectiveness of the proposed strategy. © 2020 IEEE.en_US
dc.titleTest Methodology for Analysis of Coexistent Logic-Level Faults in NoC Channelsen_US
dc.typeConference Paperen_US
Appears in Collections:2. Conference Papers

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.