Please use this identifier to cite or link to this item:
https://idr.l1.nitk.ac.in/jspui/handle/123456789/6988Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Sandeep, N. | - |
| dc.contributor.author | Yaragatti, Udaykumar R. | - |
| dc.date.accessioned | 2020-03-30T09:46:34Z | - |
| dc.date.available | 2020-03-30T09:46:34Z | - |
| dc.date.issued | 2018 | - |
| dc.identifier.citation | Asia-Pacific Power and Energy Engineering Conference, APPEEC, 2018, Vol.2017-November, , pp.1-6 | en_US |
| dc.identifier.uri | https://idr.nitk.ac.in/jspui/handle/123456789/6988 | - |
| dc.description.abstract | Increasing demand for high-efficiency inverters with improved output waveform quality has enhanced the research in the area of multilevel inverters (MLIs). A dc-ac hybrid inverter formed by cascading a five-level (5L) stacked multicell converter (SMC) and floating capacitor (FC) H-bridge is proposed. It requires only 12 switches and three FCs for nine-level (9L) operation. The most important advantage of the proposed inverter lies in the fact that it requires minimum topological alteration for extending 5L SMC to 9L. FC voltage control strategy and results confirming the effectiveness and operability of the proposed inverter is presented. � 2017 IEEE. | en_US |
| dc.title | Simplified hybrid nine-level stacked multiceli converter with reduced part count for grid-connected applications | en_US |
| dc.type | Book chapter | en_US |
| Appears in Collections: | 2. Conference Papers | |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.