Please use this identifier to cite or link to this item:
https://idr.l1.nitk.ac.in/jspui/handle/123456789/8404
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Raj, R. | - |
dc.contributor.author | Bhat, M.S. | - |
dc.contributor.author | Rekha, S. | - |
dc.date.accessioned | 2020-03-30T10:18:36Z | - |
dc.date.available | 2020-03-30T10:18:36Z | - |
dc.date.issued | 2019 | - |
dc.identifier.citation | 2018 IEEE Distributed Computing, VLSI, Electrical Circuits and Robotics, DISCOVER 2018 - Proceedings, 2019, Vol., , pp.44-48 | en_US |
dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/8404 | - |
dc.description.abstract | In this paper, we propose new models for noise and delay of gates, which are two significant p arameters for characterizing a cell library. Supply noise and coupling noise contribute greatly to overall noise in a circuit. With scaling down of technology, coupling noise has been very significant. Hence, it is necessary to model this noise for analysis purposes. Modeling involves characterization of significant n oise parameters such as Noise propagation characteristics and Noise Immune Characteristics. Noise Immunity curve characterized using Noise bump height only method leads to fast modeling. We propose a novel method for delay modeling using FFT spectrum of output signal. The cell delay characterization is done by extracting the relationship between delay and the width of the main lobe of FFT spectrum of the response of the system for a narrow input pulse. � 2018 IEEE. | en_US |
dc.title | Library Characterization: Noise and Delay Modeling | en_US |
dc.type | Book chapter | en_US |
Appears in Collections: | 2. Conference Papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
2 Library Characterization.pdf | 1.83 MB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.